

FEATURES AND BENEFITS

- · AEC-Q100 automotive qualified
- High-speed, 4-phase chopper stabilization
- Low switchpoint drift throughout temperature range
- Low sensitivity to thermal and mechanical stresses
- On-chip protection
 - □ Supply transient protection
 - □ Reverse-battery protection
 - □ On-board voltage regulator
 - □ 3 to 24 V operation
- Solid-state reliability
- · Robust EMC and ESD performance
- Industry-leading ISO 7637-2 performance through use of proprietary, 40 V clamping structures

Continued on the next page...

Packages

3-pin SOT23-W 2 mm × 3 mm × 1 mm (suffix LH) 3-pin ultramini SIP 1.5 mm × 4 mm × 3 mm (suffix UA) 2-pin ultramini SIP 1.5 mm × 4 mm × 4 mm (suffix UB)



Approximate footprint


DESCRIPTION

The A1150, A1152, A1153, A1155, A1156, A1157, and A1158 comprise a family of two-wire, unipolar, Hall-effect switches, which are factory-trimmed to optimize magnetic switchpoint accuracy. These devices are produced on the Allegro™ advanced BiCMOS wafer fabrication process, which implements a high-frequency, 4-phase, chopper-stabilization technique. This technique achieves magnetic stability over the full operating temperature range, and eliminates offsets inherent in devices with a single Hall element that are exposed to harsh application environments.

The A115x family has a number of automotive applications. These include sensing seat track position, seat belt buckle presence, hood/trunk latching, and shift selector position.

Two-wire unipolar switches are particularly advantageous in cost-sensitive applications because they require one less wire for operation versus the more traditional open-collector output switches. Additionally, the system designer inherently gains diagnostics because there is always output current flowing, which should be in either of two narrow ranges. Any current level not within these ranges indicates a fault condition.

All family members are offered in three package styles. The LH is a SOT-23W style, miniature, low profile package for surface-mount applications. The UA is a 3-pin, ultra-mini, single inline package (SIP) for through-hole mounting. The UB is a 2-pin, ultra-mini, single inline package (SIP) for through-hole mounting. All three packages are lead (Pb) free, with 100% matte-tin leadframe plating.



Features and Benefits (continued)

- Extended Operating Ambient temperature range, –40°C to 150°C
- UB package with integrated 0.1 μF bypass capacitor

Selection Guide

Part Number	Packing	Package	Output (I _{CC}) in South Polarity Field	Supply Current at I _{CC(L)} (mA)	Magnetic Operate Point, B _{OP} (G)
A1150LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount	Low	2 to 5	
A1150LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole	LOW	2 10 5	
A1152LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount			
A1152LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole	Low	5 to 6.9	50 to 110
A1152LUBTN-T	13-in. reel, 4 000 pieces/reel	2-pin SIP through hole			50 (0 110
A1153LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount			
A1153LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole	High	5 to 6.9	
A1153LUBTN-T	13-in. reel, 4 000 pieces/reel	2-pin SIP through hole			
A1155LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount			
A1155LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole	Low	5 to 6.9	
A1155LUBTN-T	13-in. reel, 4 000 pieces/reel	2-pin SIP through hole			20 to 60
A1156LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount			20 10 00
A1156LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole	High	5 to 6.9	
A1156LUBTN-T	13-in. reel, 4 000 pieces/reel	2-pin SIP through hole			
A1157LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount			
A1157LLHLT-T	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low		
A1157LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole		2 to 5	20 to 90
A1158LLHLX-T	13-in. reel, 10 000 pieces/reel	3-pin SOT23W surface mount		∠ 10 5	20 to 80
A1158LLHLT-T	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	High		
A1158LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			




SPECIFICATIONS


Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Unit
Forward Supply Voltage	V _{CC}		28	V
Reverse Supply Voltage	V _{RCC}		-18	V
Magnetic Flux Density	В		Unlimited	G
Operating Ambient Temperature	T _A	Range L	-40 to 150	°C
Maximum Junction Temperature	T _J (max)		165	°C
Storage Temperature	T _{stg}		-65 to 170	°C

Pin-Out Diagrams and Terminal List Table








UA Package

LH and UA Terminal List Table

Number	Na	me	Function	
Number	LH package	UA package	runction	
1	VCC	VCC	Input power supply	
2	NC	GND	LH package: no connection, it is highly recommended that this pin be tied to GND UA package: ground terminal	
3	GND	GND	Ground terminal	



UB Package

UB Terminal List Table

Number	Name	Function
1	VCC	Input power supply
2	GND	Ground terminal



ELECTRICAL CHARACTERISTICS: valid at $T_A = -40$ °C to 150°C, $T_J < T_J(max)$, $C_{BYP} = 0.01 \mu F$, through operating supply voltage range, unless otherwise noted

Characteristics	Symbol		Test Conditions	Min.	Тур.	Max.	Unit
Supply Voltage ^{1,2}	V _{CC}	Operating, T _J :	≤ 165 °C	3.0	_	24	V
		A1150, A1157	B > B _{OP}	2.0		5.0	mA
	I _{CC(L)}	A1158	B < B _{RP}	2.0	_		
		A1152, A1155	B > B _{OP}	- 5		6.0	m A
Supply Current		A1153, A1156	B < B _{RP}	3	_	6.9	mA
		A1150, A1152, A1155, A1157	B < B _{RP}	12		17	mA
	I _{CC(H)}	A1153, A1156, A1158	B > B _{OP}	12	_		
Supply Zener Clamp Voltage	V _{Z(sup)}	I _{CC(L)} (max) + 3 mA, T _A = 25°C		28	_	_	V
Supply Zener Clamp Current	I _{Z(sup)}	V _{Z(sup)} = 28 V		_	_	I _{CC(L)} (max) + 3 mA	mA
Reverse Supply Current	I _{RCC}	V _{RCC} = -18 V		_	_	-1.6	mA
Output Slew Rate ³	di/dt		pass capacitor, capacitance of C _S = 20 pF	-	90	-	mA/µs
			rated bypass capacitor, citance of probe C _S = 20 pF	-	0.22	-	mA/μs
Chopping Frequency	f _c			_	700	_	kHz
Power-Up Time ^{4,5}		A1150, A1152, A1155, A1157	B > B _{OP} + 10 G			25	
	t _{on}	A1153, A1156, A1158	B < B _{RP} – 10 G			20	μs
Power-Up State ^{2,4,6,7}	POS	$t_{on} < t_{on}(max),$	V _{CC} slew rate > 25 mV/μs	_	I _{CC(H)}	-	_

¹V_{CC} represents the generated voltage between the VCC pin and the GND pin.

MAGNETIC CHARACTERISTICS¹: Valid at $T_A = -40$ °C to 150°C, $T_J < T_J$ (max), unless otherwise noted

Characteristics	Symbol		Min.	Тур.	Max.	Unit ²
		A1150, A1152, A1153	50	_	110	G
Magnetic Operating Point	B_{OP}	A1155, A1156	20	_	60	G
		A1157, A1158	20	_	80	G
Magnetic Release Point	B _{RP}	A1150, A1152, A1153	45	_	105	G
		A1155, A1156	10	_	55	G
		A1157, A1158	10	_	60	G
Hysteresis	B _{HYS}		5	_	30	G

¹Relative values of B use the algebraic convention, where positive values indicate south magnetic polarity, and negative values indicate north magnetic polarity; therefore greater B values indicate a stronger south polarity field (or a weaker north polarity field, if present).

² 1 G (gauss) = 0.1 mT (millitesla).



²The V_{CC} slew rate must exceed 600 mV/ms from 0 to 3 V. A slower slew rate through this range can affect device performance.

³Measured without bypass capacitor between VCC and GND. Use of a bypass capacitor results in slower current change.

⁴Power-Up Time is measured without and with bypass capacitor of 0.01 μF. Adding a larger bypass capacitor would cause longer Power-Up Time.

⁵Guaranteed by characterization and design.

⁶Power-Up State as defined is true only with a V_{CC} slew rate of 25 mV/µs or greater.


 $^{^{7}}$ For t > t_{on} and B_{RP} < B < B_{OP} , Power-Up State is not defined.

THERMAL CHARACTERISTICS: may require derating at maximum conditions; see application information


Characteristic Symbol Test Conditions*		Value	Unit	
Package Thermal Resistance		Package LH, on 1-layer PCB with copper limited to solder pads		°C/W
	R _{θJA}	Package LH, on 2-layer PCB with 0.463 in.2 of copper area each side	110	°C/W
		Package UA, on 1-layer PCB with copper limited to solder pads	165	°C/W
		Package UB, on 1-layer PCB with copper limited to solder pads	213	°C/W

^{*}Additional thermal information available on the Allegro website


LH and UA Power Derating Curve




UB Power Derating Curve



LH and UA Power Dissipation versus Ambient Temperature



UB Power Dissipation versus Ambient Temperature






CHARACTERISTIC PERFORMANCE


A1152/A1153/A1155/A1156

Average Supply Current (Low) versus Temperature




A1150/A1157/A1158

Average Supply Current (Low) versus Temperature




A1150/A1152/A1153/A1155/A1156/A1157/A1158

Average Supply Current (High) versus Temperature




A1152/A1153/A1155/A1156

Average Supply Current (Low) versus Supply Voltage




A1150/A1157/A1158


Average Supply Current (Low) versus Supply Voltage




A1150/A1152/A1153/A1155/A1156/A1157/A1158
Average Supply Current (High) versus Supply Voltage




A1150/A1152/A1153 **Average Operate Point versus Temperature**




A1150/A1152/A1153 **Average Release Point versus Temperature**




A1150/A11**52//50/83//52/86//259** 56/A1157/A1158 **Average Switchpoint Hysteresis versus Temperature**




A1155/A1156 Average Operate Point versus Temperature



A1155/A1156 Average Release Point versus Temperature



A1150/A1152/**A11155/A11155**A1156/A1157/A1158 **Average Switchpoint Hysteresis versus Temperature**






FUNCTIONAL DESCRIPTION

The A1150, A1152, A1155, and A1157 output, I_{CC} , switches low after the magnetic field at the Hall sensor IC exceeds the operate point threshold, B_{OP} . When the magnetic field is reduced to below the release point threshold, B_{RP} , the device output goes high. This is shown in Figure 1, panel A.


In the case of the reverse output polarity, as in the A1153, A1156, and A1158, the device output switches high after the magnetic

field at the Hall sensor IC exceeds the operate point threshold, B_{OP} . When the magnetic field is reduced to below the release point threshold, B_{RP} , the device output goes low (panel B).

The difference between the magnetic operate and release points is called the hysteresis of the device, B_{HYS} . This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.



(A) Hysteresis curve for A1150, A1152, A1155, and A1157



(B) Hysteresis curve for A1153, A1156, and A1158

Figure 1: Alternative Switching Behaviors Available in the A115x Device Family.

On the horizontal axis, the B+ direction indicates increasing south polarity magnetic field strength, and the B- direction indicates decreasing south polarity field strength (including the case of increasing north polarity).






Figure 2: Typical Application Circuits

Chopper Stabilization Technique

When using Hall-effect technology, a limiting factor for switchpoint accuracy is the small signal voltage developed across the Hall element. This voltage is disproportionally small relative to the offset that can be produced at the output of the Hall sensor IC. This makes it difficult to process the signal while maintaining an accurate, reliable output over the specified operating temperature and voltage ranges. Chopper stabilization is a unique approach used to minimize Hall offset on the chip. The Allegro technique, namely Dynamic Quadrature Offset Cancellation, removes key sources of the output drift induced by thermal and mechanical stresses. This offset reduction technique is based on a signal modulation-demodulation process. The undesired offset signal is separated from the magnetic field-induced signal in the frequency domain, through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetic field-induced signal to recover its original spectrum

at base band, while the DC offset becomes a high-frequency signal. The magnetic-sourced signal then can pass through a low-pass filter, while the modulated DC offset is suppressed. The chopper stabilization technique uses a 350 kHz high frequency clock. For demodulation process, a sample and hold technique is used, where the sampling is performed at twice the chopper frequency. This high-frequency operation allows a greater sampling rate, which results in higher accuracy and faster signal-processing capability. This approach desensitizes the chip to the effects of thermal and mechanical stresses, and produces devices that have extremely stable quiescent Hall output voltages and precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process, which allows the use of low-offset, low-noise amplifiers in combination with high-density logic integration and sample-and-hold circuits.




Figure 3: Chopper Stabilization Circuit (Dynamic Quadrature Offset Cancellation)



Power Derating

The device must be operated below the maximum junction temperature of the device, $T_J(max)$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro MicroSystems Web site.)

The Package Thermal Resistance, $R_{\theta JA}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K, of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $R_{\theta JC}$, is relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, P_D), can be estimated. The following formulas represent the fundamental relationships used to estimate T_J , at P_D .

$$P_D = V_{IN} \times I_{IN} \tag{1}$$

$$\Delta T = P_D \times R_{\Theta IA} \tag{2}$$

$$T_J = T_A + \Delta T \tag{3}$$

For example, given common conditions such as: T_A = 25°C, V_{CC} = 12 V, I_{CC} = 4 mA, and $R_{\theta JA}$ = 140 °C/W, then:

$$P_D = V_{CC} \times I_{CC} = 12 \ V \times 4 \ mA = 48 \ mW$$

$$\Delta T = P_D \times R_{\theta JA} = 48 \ mW \times 140 \ ^{\circ}C/W = 7 ^{\circ}C$$

$$T_{I} = T_{A} + \Delta T = 25^{\circ}C + 7^{\circ}C = 32^{\circ}C$$

A worst-case estimate, $P_D(max)$, represents the maximum allowable power level ($V_{CC}(max)$, $I_{CC}(max)$), without exceeding $T_J(max)$, at a selected $R_{\theta JA}$ and T_A .

Example: Reliability for V_{CC} at T_A =150°C, package UA, using a low-K PCB.

Observe the worst-case ratings for the device, specifically: $R_{\theta JA} = 165 \text{ °C/W}$, $T_J(max) = 165 \text{ °C}$, $V_{CC}(max) = 24 \text{ V}$, and $I_{CC}(max) = 17 \text{ mA}$.

Calculate the maximum allowable power level, $P_D(max)$. First, invert equation 3:

$$\Delta T_{max} = T_{J}(max) - T_{A} = 165 \,^{\circ}C - 150 \,^{\circ}C = 15 \,^{\circ}C$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$P_D(max) = \Delta T_{max} \div R_{\theta,IA} = 15^{\circ}C \div 165^{\circ}C/W = 91 \text{ mW}$$

Finally, invert equation 1 with respect to voltage:

$$V_{CC(est)} = P_D(max) \div I_{CC}(max) = 91 \text{ mW} \div 17 \text{ mA} = 5 \text{ V}$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.


Compare $V_{CC(est)}$ to $V_{CC}(max)$. If $V_{CC(est)} \leq V_{CC}(max)$, then reliable operation between $V_{CC(est)}$ and $V_{CC}(max)$ requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \geq V_{CC}(max)$, then operation between $V_{CC(est)}$ and $V_{CC}(max)$ is reliable under these conditions.



PACKAGE OUTLINE DRAWINGS

For Reference Only - Not for Tooling Use

(Reference DWG-2840)
Dimensions in millimeters – NOT TO SCALE
Dimensions exclive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown



Active Area Depth, 0.28 mm

Reference land pattern layout; all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

Branding scale and appearance at supplier discretion

hall elements, not to scale

Figure 4: Package LH, 3-Pin SOT23W

For Reference Only — Not for Tooling Use
(Reference DWG-9013)
Dimensions in millimeters — NOT TO SCALE
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown




Figure 5: Package UA, 3-Pin SIP

For Reference Only – Not for Tooling Use [Reference DWG-9070]

Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown




Figure 6: Package UB, 2-Pin SIP



Revision History

Revision	Revision Date	Description of Revision	
7	May 22, 2014	Added UB Package	
8	October 2, 2014	Revised UB packge drawing and reformatted document.	
9	March 2, 2015	pdated branding info on package drawing	
10	September 21, 2015	Corrected LH package Active Area Depth value; added AEC-Q100 qualification under Features and Benefits	

Copyright ©2016, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

