## LC898122AXA

CMOS LSI
Optical Image Stabilization (OIS) I
Auto Focus (AF)
Controller \& Driver

## Overview

LC898122AXA is a system LSI (WLP type) integrating a digital signal processing function for Optical Image Stabilization (OIS) / Auto Focus (AF) control and driver.


WLCSP30, 2.59×1.99

## Function

■ Digital signal processing

- Built-in digital servo circuit
- Built-in Gyro filter
- AD converter
- 12 bit
- Input 3ch
- Equipped with a sample-hold circuit
- DA converter
- 8bit
- Output 3ch
- Built-in Serial I/F circuit (2-wire $\mathrm{I}^{2} \mathrm{C}$-Bus)
- Built-in Hall Bias circuit
- Built-in Hall Amp
(Gain of Op-amp : $\times 6, \times 12, \times 50, \times 75, \times 100, \times 150, \times 200)$
- Built-in OSC (Oscillator)

Typ. 48 MHz (Frequency adjustment function)

- Built-in LDO (Low Drop-Out regulator)
- Digital Gyro I/F for the companies (SPI Bus) (Please refer for the details)
- Motor Driver
- OIS control \& drive H bridge $\times 2 \mathrm{ch}$, IOmax : 220 mA
- AF control \& driver H bridge/constant current $\times 1$ ch : 150 mA
- Package
- WLCSP30, $2.59 \mathrm{~mm} \times 1.99 \mathrm{~mm}$, thickness Max. 0.45 mm , with B/C
- Pd-Free / Halogen Free
- Power Supply Voltage
- AD/DA/VGA/LDO/OSC : AVDD30 $=2.6 \mathrm{~V}$ to 3.6 V
- Digital I/O : DVDD30 = 2.6V to 3.6 V
- Driver
- Core Logic
: $\mathrm{VM}=2.6 \mathrm{~V}$ to 3.6 V
: Generation in LDO
DVDD12 $=$ typ 1.2 V output
* $I^{2} C$ Bus is a trademark of Philips Corporation.


## ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.

## Block Diagram



Example of wiring diagram [Hall, Closed AF] in LC898122AXA


Example of wiring diagram [Hall(OIS), Open AF] in LC898122AXA

## Package Dimensions

unit : mm

WLCSP30, 2.59x1.99
CASE 567HG
ISSUE O


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
. CONTROLLING DIMENSION: MILLIMETERS
2. COPLANARITY APPLIES TO SPHERICAL
CROWNS OF SOLDER BA

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | --- | 0.45 |
| A1 | 0.03 | 0.13 |
| b | 0.15 | 0.25 |
| D | 2.59 |  |
| BSC |  |  |
| E | 1.99 BSC |  |
| $\mathbf{e}$ | 0.40 BSC |  |

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pin Assignment

Bottom view

<typ> I : INPUT, O : OUTPUT, B : BIDIRECTION, P : Power

| Ball No. | Pin Name | type | Description |
| :---: | :---: | :---: | :---: |
| A1 | DVDD12 | P | LDO Power supply out (Logic Core VDD (typ 1.2V)) |
| A2 | IOPO | B | General-purpose IOPORT |
| A3 | IOP1 | B | General-purpose IOPORT |
| A4 | I2CCK | I | I2C IF clock |
| A5 | OUT1 | 0 | OIS Driver output (H bridge) |
| B1 | AVDD30 | P | Analog Power (2.6 to 3.6V) |
| B2 | OPINMY | 1 | OIS Hall-Y OpAmp input- |
| B3 | IOP2 | B | General-purpose IOPORT/ External Clock input (switch from OSC at Register) |
| B4 | I2CDT | B | I2C_IF Data |
| B5 | OUT2 | O | OIS Driver output (H bridge) |
| C1 | AVSS | P | Analog GND |
| C2 | OPINMX | 1 | OIS Hall-X OpAmp input- |
| C3 | DVDD30 | P | IO Power (2.6V to 3.6V) |
| C4 | VM | P | Driver Power (2.6V to 3.6V) |
| C5 | PGND | P | Driver GND |
| D1 | OPINPY | 1 | Hall-Y Bias (Current Drive) for OIS |
| D2 | OPINMAF | 1 | AF Hall OpAmp input- |
| D3 | DGSCLK | B | Digital Gyro IF clock / General-purpose IOPORT |
| D4 | DGSSB | B | Digital Gyro IF Chip Select / General-purpose IOPORT |
| D5 | OUT3 | O | OIS Driver output (H bridge) |
| E1 | OPINPX | 1 | Hall-X OpAmp input+ for OIS |
| E2 | HLXBO | O | Hall-X Bias (Current Driver) for OIS |
| E3 | DVSS | P | Logic GND |
| E4 | DGDATA | B | Digital Gyro IF Data (3wire : Data in/out, 4wire : Data out) |
| E5 | OUT4 | O | OIS Driver output (H bridge) |
| F1 | OPINPAF | 1 | AF Hall OpAmp input+ |
| F2 | HLYBO | O | Hall-Y Bias (current drive) for OIS |
| F3 | HLAFBO | 0 | Hall Bias (current drive) for AF |
| F4 | OUT6 | O | AF Driver output (H bridge/constant current) |
| F5 | OUT5 | O | AF Driver output (H bridge/constant current) |

Pin Description
<typ> I : INPUT, O : OUTPUT, B : BIDIRECTION, P : Power,GND

|  | Pin name | typ | Pin Description | function change method (first function in Reset) |
| :---: | :---: | :---: | :---: | :---: |
| I2C IF | I2CCK | 1 | I2C clock input |  |
|  | I2CDT | B | I2C data |  |
| Digital Gyro IF | DGDATA | B | 3-wire Digital Gyro I/f Data | Change at Register |
|  |  | O | 4-wire Digital Gyro I/f Data output |  |
|  |  | B | General-purpose IOPORT |  |
|  |  | O | inner signal monitor |  |
|  | DGSCLK | O | 3-wire /4-wire Digital Gyro SPI I/f clock | Change at Register |
|  |  | B | General-purpose IOPORT |  |
|  |  | O | inner signal monitor |  |
|  | DGSSB | O | 3-wire/4-wireDigital Gyro I/f Chip Select | Change at Register |
|  |  | B | General-purpose IOPORT |  |
|  |  | O | inner signal monitor |  |
| IOPORT | IOP0 | B | General-purpose IOPORT | Change at Register |
|  |  | O | inner signal monitor |  |
|  |  | 0 | pin for servo evaluation |  |
|  | IOP1 | B | General-purpose IOPORT | Change at Register |
|  |  | O | inner signal monitor |  |
|  |  | I | pin for servo evaluation |  |
|  |  | I | 4-wire Digital Gyro data input |  |
|  | IOP2 | B | General -purpose IOPORT (OpenDrain output) | Change at Register |
|  |  | O | inner signal monitor |  |
|  |  | 1 | pin for servo evaluation |  |
|  |  | 1 | 4-wire Digital Gyro data input |  |
|  |  | I | External Clock (all block/OIS_PWM/AF_PWM ) switch External Clock at register CLKSEL[020Ch] from OSC |  |
| DAC I/F | HLXBO | 0 | Bias for Hall-X (current drive) |  |
|  | HLYBO | O | Bia for Hall-Y (current drive) |  |
| OpAmp | OPINPX | 1 | Hall-X OpAmp input+ for OIS |  |
|  | OPINMX | I | Hall-X OpAmp input- for OIS |  |
|  | OPINPY | 1 | Hall-Y OpAmp input+ for OIS |  |
|  | OPINMY | 1 | Hall-Y OpAmp input- for OIS |  |
|  | OPINPAF | 1 | Hall OpAmp input+ for AF |  |
|  | OPINMAF | 1 | HalloPAmp input- for AF |  |
| Driver I/F | OUT1 | 0 | Driver Saturation-drive H bridge output (1st channel) for OIS |  |
|  | OUT2 | 0 | Driver Saturation-drive H bridge output (1st channel) for OIS |  |
|  | OUT3 | 0 | Driver Saturation-drive H bridge output (2nd channel) for OIS |  |
|  | OUT4 | 0 | Driver Saturation-drive H bridge output (2nd channel) for OIS |  |
|  | OUT5 | 0 | Driver Saturation-drive H bridge/constant current output for AF |  |
|  | OUT6 | 0 | Driver Saturation-drive H bridge/constant current output for AF |  |
| Power | VM | P | Driver power supply |  |
|  | PGND | P | Driver GND |  |
|  | AVDD30 | P | Analog power supply |  |
|  | AGND | P | Analog GND |  |
|  | DVDD30 | P | IO power supply |  |
|  | DVDD12 | P | Logic power output (LDO output) |  |
|  | DVSS | P | Logic GND |  |

## Electrical Characteristics

## Logic

1) Absolute Maximum Rating at $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| }{voltage} | $\mathrm{V}_{\mathrm{DD}} 30 \mathrm{max}$ | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ | -0.3 to 4.6 | V |
|  | $\mathrm{~V}_{\mathrm{DD}} 30 \mathrm{max}$ | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ | -0.3 to 4.6 | V |
| Input/Output <br> voltage | $\mathrm{V}_{\mathrm{AI}} 30, \mathrm{~V}_{\mathrm{AO}} 30$ | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{AD}} 30+0.3$ | V |
|  | $\mathrm{~V}_{\mathrm{DI}} 30, \mathrm{~V}_{\mathrm{DO}} 30$ | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{AD}} 30+0.3$ | V |
| Storage <br> temperature | Tstg |  | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating <br> temperature | Topr |  | -30 to 85 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
2) Alowable Operating Ratings at $\mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
3.0V Power Supply (AVDD30)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{AD}} 30$ | 2.6 | 3.0 | 3.6 | V |
| Input voltage range | $\mathrm{V}_{\mathrm{IN}}$ | 0 | - | 3.6 | V |

3.0V Power Supply (DVDD30)

| Paramter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}} 30$ | 2.6 | 3.0 | 3.6 | V |
| Input voltage range | $\mathrm{V}_{\mathrm{IN}}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}} 30$ | V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
3) D.C. Characteristics : Input/Output Vss= $0 \mathrm{~V}, \mathrm{Vdd}=2.6$ to $3.6 \mathrm{~V}, \mathrm{Vdd} 2=2.6$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | VIH | CMOS schmidt | 1.48 |  |  | V | I2CCK, I2CDT, IOP2 |
| Low-level input voltage | VIL |  |  |  | 0.37 | V |  |
| High-level input voltage | VIH | CMOS supported | 1.40 |  |  |  | DGDATA, DGSCLK, DGSSB, IOP0, IOP1 |
| Low-level input voltage | VIL |  |  |  | 0.51 | V |  |
| High-level output voltage | VOH | $\begin{aligned} & \mathrm{IOH}=-2 \mathrm{~m} \\ & \mathrm{~A} \end{aligned}$ | Vdd-0.4 |  |  | V | DGDATA, DGSCLK, DGSSB, IOP0, IOP1, IOP2 |
| Low-level output voltage | VOL | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| Low-level output voltage | VOL | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.2 | V | I2CDT |
| Analog input voltage | VAI |  | Vss |  | Vdd2 | V | OPINPX, OPINMX, OPINPY, OPINMY |
| PullUp resistor | Rup |  | 50 |  | 200 | $\mathrm{K} \Omega$ | DGDATA, DGSCLK, DGSSB, IOP0, IOP1, IOP2 |
| PullDown resistor | Rdn |  | 50 |  | 220 | $\mathrm{K} \Omega$ | DGDATA, DGSCLK, DGSSB, IOP0, IOP1, IOP2 |

[^0]
## Driver

1) Absolute Maximum Ratings

| Parameter | Symbol | Condition | Ratings | Symbol |
| :--- | :--- | :--- | :--- | :---: |
| Power supply voltage | VMmax |  | 4.6 | V |
| Output peak current | Iopeak | OUT1 to 4 <br> $\mathrm{t} \leq 10 \mathrm{~ms}$, <br> ON-duty $\leq 20 \%$ | 300 | mA |
|  | OUT5, OUT6 <br> $\mathrm{t} \leq 10 \mathrm{~ms}$, <br> ON-duty $\leq 20 \%$ | 200 | mA |  |
| Output continuous current | Iomax | OUT1 to 4 | 220 | mA |
|  | OUT5,OUT6 | 150 | mA |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## 2) Operating Range

| Parameter | Symbol | Condition | Ratings | Symbol |
| :--- | :--- | :--- | :--- | :---: |
| Ambient temperature | Topg |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Power supply voltage | VM |  | 2.6 to 3.6 | V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
3) H -Bridge Driver Output at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=3.0 \mathrm{~V}$

| Parameter | Symbol | Condition | Ratings $(\Omega)$ | Symbol |
| :--- | :--- | :--- | :--- | :---: |
| Output ON resistance | Ronu | $\mathrm{Io}=220 \mathrm{~mA}(\mathrm{Pch})$ | 2.0 | $\Omega$ |
|  | Rond | $\mathrm{Io}=220 \mathrm{~mA}(\mathrm{Nch})$ | 1.0 | $\Omega$ |
| Output ON resistance | Ronu | $\mathrm{Io}=150 \mathrm{~mA}(\mathrm{Pch})$ | 1.0 | $\Omega$ |
| OUT5, OUT6 | Rond | $\mathrm{Io}=150 \mathrm{~mA}(\mathrm{Nch})$ | $2.0\left(^{*}\right)$ | $\Omega$ |

(*) include Constant current detect resistance
4) Constant Current Open-AF Driver output at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=2.8 \mathrm{~V}$

|  | condition 1 | condition 2 | output current <br> $* 1$ |
| :--- | :--- | :--- | :--- |
|  | DAC code of AF Driver <br> AF_D[9:0] | DAC gain of AF Driver <br> DGAINDAF(0083h[6:4] <br> (AF_GAIN_D[2:0]) | typ |
| OUT5, OUT6 | 3FFh (Full Code) | 4 | 150 mA |

* 1 output current is calculated by registance of VCM and
(the drain-source voltage of Nch Driver Tr ) + (sense registance voltage).
ex. In the case of " $\mathrm{VM}=3 \mathrm{~V}$ " and "output current $=100 \mathrm{~mA}$ "
(the drain-source voltage of Nch Driver Tr$)+($ sense registance voltage $)=\max 0.5 \mathrm{~V}$.
VCM registance $(\mathrm{Rvcm})=(2.8-0.5) / 0.1=23 \Omega$


## AC Characteristics

## Power Sequence


(*) Don't care about injection order of VM

## $I^{2} \mathrm{C}$ Interface Timing


$I^{2} \mathrm{C}$ interface timing definition

| Item | Symbol | Pin <br> name | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | Fscl | I2CCK |  |  | 400 | KHz |
| START condition <br> hold time | tHD,STA | I2CCK <br> I2CDT | 0.6 |  |  | $\mu \mathrm{~s}$ |
| SCL clock <br> Low period | tLOW | I2CCK | 1.3 |  |  | $\mu \mathrm{~s}$ |
| SCL clock <br> High period | tHIGH | I2CCK | 0.6 |  |  | $\mu \mathrm{~s}$ |
| Setup time for repetition <br> START condition | tSU,STA | I2CCK <br> I2CDT | 0.6 |  |  | $\mu \mathrm{~s}$ |
| Data hold time | tHD,DAT | I2CCK <br> I2CDT | 0 (*1) |  | 0.9 | $\mu \mathrm{~s}$ |
| Data setup time | tSU,DAT | I2CCK <br> I2CDT | 100 |  |  | $\mu \mathrm{~s}$ |
| SDA, SCL <br> rising time | tr | I2CCK <br> I2CDT |  |  | 300 | $\mu \mathrm{~s}$ |
| SDA, SCL <br> falling time | I2CCK <br> I2CDT |  |  | 300 | $\mu \mathrm{~s}$ |  |
| STOP condition setup time | tSU,STO | I2CCK <br> I2CDT | 0.6 |  | $\mu \mathrm{~s}$ |  |
| Bus free time between STOP <br> and START | tBUF | I2CCK <br> I2CDT | 1.3 |  |  | $\mu \mathrm{~s}$ |

(*1) Although the $\mathrm{I}^{2} \mathrm{C}$ specification defines a condition that 300 ns of hold time is required internally, LC898122XA is designed for a condition with typ. 30 ns of hold time. If SDA signal is unstable around falling point of SCL signal, please implement an appropriate treatment on board, such as inserting a resistor

## ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LC898122AXA-VH | WLCSP30, 2.59×1.99 <br> (Pb-Free / Halogen Free) | $5000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


[^0]:    Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

