



### 280Mb/s Bi-directional Level Translator for Push-Pull Applications


#### **Features**

- 0.85V to 2.7V on A Port and 1.35V to 3.6V on B Port
- VCCA may be greater than, equal to, or less than VCCB
- High-Speed with 280 Mb/s Guaranteed Date Rate
- 30 pF Capacitive Drive Capability
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Package: TA6 (SOT23)

## **Applications**

- · Mobile Phones, PDAs
- Other Portable Devices

## **Pin Configuration**



## **Description**

The PI4ULS3V501 is a 2-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V501 offers the feature that the values of the VCCB and VCCA supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V501 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V501 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

PI4ULS3V501 is 2 kV System-Level ESD Capable.

**Pin Description** 

Pin	Pin	Type	Description	
No.	Name			
1	A	I/O	Input/output A. Referenced to VCCA.	
2	GND	GND	Ground.	
3	VccA	Power	A-port supply voltage. $0.85V \le VCCA \le 2.7 V$	
4	VccB	Power	B-port supply voltage. 1.35 V $\leq$ VCCB $\leq$ 3.6 V	
5	В	I/O	Input/output B. Referenced to VCCB	
6	EN	Input	Output enable (active High). Pull EN low to place all outputs in 3-state mode.	





## **Block Diagram**




Figure 1: Block Diagram

# **Maximum Ratings**

Storage Temperature	65°C to +150°C
DC Supply Voltage port B	0.5V to +4.6V
DC Supply Voltage port A	0.5V to+3.6V
Vi(A) referenced DC Input / Output Voltage	0.5V to +3.6V
Vi(B) referenced DC Input / Output Voltage	0.5V to+4.6V
Enable Control Pin DC Input Voltage	0.5V to+3.6V
DC Input Diode Current(V <sub>I</sub> <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Output Diode Current(V <sub>O</sub> <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Supply Current through V <sub>CCB</sub>	±100mA
DC Supply Current through V <sub>CCA</sub>	
DC Ground Current through Ground Pin	±100mA

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended operation conditions** 

Symbol	Para	Min	Тур	Max	Unit		
$V_{CCA}$	A-side Positive DC Supply Volta	0.85	-	2.7	V		
$V_{CCB}$	B-side Positive DC Supply Voltage	1.35	-	3.6	V		
$V_{\rm I}$	Enable Control Pin Voltage	GND	-	2.7	V		
V <sub>IO</sub>	D. J. WO. J. D. W.L.	I/O A	GND	-	2.7	V	
	Bus Input/Output Pin Voltage	I/O B	GND	-	3.6	V	
$T_A$	Operating Temperature Range	-40	-	+85	°C		
At/Av	Input Transition Rise or Rate, $V_I$ , 3.3 V $\pm$ 0.3 V	0	-	10	ns		







#### **DC** Electrical Characteristics

a	Б	*1	<b>*</b> 7 * <b>7</b> / <b>*</b> 7)	*2 (*1)	-40°C to +85°C			<b>T</b> T 14
Sym	Parameter	Test Conditions <sup>*1</sup>	$V_{CCB}^{(2)}(V)$	$V_{CCA}^{*3}(V)$	Min	Typ*4	Max	Unit
V <sub>IHB</sub>	B port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V <sub>CCB</sub>	-	-	V
V	B port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	1	1/3* V <sub>CCB</sub>	V
V <sub>IHA</sub>	A port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V <sub>CCA</sub>	-	-	V
$V_{\text{ILA}}$	A port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	1	1/3 * V <sub>CCA</sub>	V
$V_{IH}^{*5}$	Control Pin Input HIGH Voltage	$T_A = +25$ °C	1.35-3.6	0.85-2.7	2/3*V <sub>CCA</sub>	-	-	V
V <sub>IL</sub> *5	Control Pin Input LOW Voltage	$T_A = +25$ °C	1.35-3.6	0.85-2.7	-	1	1/3 * V <sub>CCA</sub>	V
V <sub>OHB</sub>	B port Output HIGH Voltage	B port source current = $20\mu A$	1.35-3.6	0.85-2.7	0.9*V <sub>CCB</sub>	-	-	V
	B port Output LOW Voltage	B port sink current = 20μA	1.35-3.6	0.85-2.7	-	-	0.2	V
	A port Output HIGH Voltage	A port source current= 20μA	1.35-3.6	0.85-2.7	0.9*V <sub>CCA</sub>	-	=	V
	A port Output LOW Voltage	A port sink current = 20μA	1.35-3.6	0.85-2.7	-	-	0.2	V
	V <sub>CCB</sub> Supply Current	$EN = V_{CCA}, I_O = 0A,$ (I/O_B= 0V or V <sub>CCB</sub> , I/O_A= float) or	1.35-3.6	0.85-2.7	-	-	1.5	μΑ
$I_{QVA}$	V <sub>CCA</sub> Supply Current	$(I/O_B = float, I/O_A = 0V \text{ or } V_{CCA})$	1.35-3.6	0.85-2.7	-	-	1	μA
	B port Tristate Output Mode Supply Current	$T_A = +25$ °C, EN=0V	1.35-3.6	0.85-2.7	-	-	1.5	μΑ
I <sub>TS-A</sub>	A port Tristate Output Mode Supply Current	( $I/O_B = 0V$ or $V_{CCB}$ , $I/O_A = float$ ) or ( $I/O_B = float$ , $I/O_A = 0V$ or $V_{CCA}$ )	1.35-3.6	0.85-2.7	-	-	0.5	μΑ
	I/O Tristate Output Mode Leakage Current	$T_A = +25$ °C, EN= 0V	1.35-3.6	0.85-2.7	-	-	±1	μΑ
	Control Pin Input Current	$T_A = +25$ °C	1.35-3.6	0.85-2.7	-	-	±1	μΑ
			0	0	-	-	2	
$I_{\rm OFF}$	Power Off Leakage Current	$I/O_B = 0$ to 3.6V, $I/O_A = 0$ to 2.5V	1.35-3.6	0	-	-	2	μA
			0	0.85-2.7	-	-	2	

#### Note:

<sup>1.</sup> Normal test conditions are  $V_I$ = 0 V,  $C_{IOB} \le 15$  pF and  $C_{IOA} \le 15$  pF, unless otherwise specified.

<sup>2.</sup> V<sub>CCB</sub> is the supply voltage associated with the I/O B port, and B ranges from +1.35V to 3.6V under normal operating conditions.

3. V<sub>CCA</sub> is the supply voltage associated with the I/O A port, and A ranges from +0.85V to 2.7V under normal operating conditions.

4. Typical values are for V<sub>CCB</sub>= +2.8V, V<sub>CCA</sub> = +1.8V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

<sup>5.</sup> When  $V_{CCA} < 1.0V$ ,  $V_{IH}$  is  $0.75*V_{CCA}$  (Min),  $V_{IL}$  is  $0.25*V_{CCA}$ (Max)







# **AC Electrical characteristics**

Same Char		TD + C 21.1 *1	<b>V</b> ( <b>V</b> )*2	V (V)*3	<b>-40°C to +85°C</b>			T 1 24
Symbol	Parameter	Test Conditions*1	$V_{CCB}(V)^{*2}$	$V_{CCA}(V)^{*3}$	Min	Typ*4	Max	Unit
4	I/O D Dica Tima	C = 15 pE	1.35 - 3.6	0.85 - 2.7	=	1.4	8.5	
$t_{R-B}$	I/O B Rise Time	$C_{IOB} = 15 pF$	2.5 - 3.6	1.8 - 2.7	=	1.4	3.5	ns
4	I/O B Fall Time	C = 15 pE	1.35 - 3.6	0.85 - 2.7	=	1.2	8.5	
$t_{F-B}$	I/O B Fall Tille	$C_{IOB} = 15 pF$	2.5 - 3.6	1.8 - 2.7	-	1.2	3.5	ns
t	I/O A Rise Time	C = 15 pE	1.35 - 3.6	0.85 - 2.7	ı	1.3	8.5	
$t_{R-A}$	I/O A Rise Time	$C_{IOA} = 15 pF$	2.5 - 3.6	1.8 - 2.7	1	1.3	3.5	ns
+	I/O A Fall Time	$C_{IOA} = 15 pF$	1.35 - 3.6	0.85 - 2.7	1	1.6	8.5	
t <sub>F-A</sub>	I/O A Fall Tillic	C <sub>IOA</sub> = 13 pr	2.5 - 3.6	1.8 - 2.7	-	1.6	3.5	ns
$Z_{OB}$	I/O B One-Shot Output Impedance	*5	1.5 2.5 3.6	0.9 - 2.5	-	37 20 15	- - -	Ω
$Z_{OA}$	I/O A One-Shot Out- put Impedance	*5	1.5 – 3.3	1.5 1.8 3.6	-	52 17 15	- - -	Ω
		C 15E	1.35 - 3.6	0.85 - 2.7	-	-	35	
4	Propagation Delay	$C_{IOB} = 15 pF$	2.5 - 3.6	1.8 - 2.7	-	-	10	1
$t_{PD\_A-B}$	(Driving I/O B)	$C_{IOB} = 30 \text{ pF}$	1.35 - 3.6	0.85 - 2.7	-	-	35	ns
			2.5 - 3.6	1.8 - 2.7	-	-	10	1
t <sub>PD_B-A</sub>	Propagation Delay (Driving I/O AL)	$C_{IOA} = 15 \text{ pF}$	1.35 - 3.6	0.85 - 2.7	-	-	35	
			2.5 - 3.6	1.8 - 2.7	-	-	10	1
		$C_{IOA} = 30 \text{ pF}$	1.35 - 3.6	0.85 - 2.7	-	-	35	ns
			2.5 - 3.6	1.8 - 2.7	=	-	10	
t <sub>SK</sub>	Channel-to-Channel Skew	$C_{IOB} = 15 \text{ pF}, C_{IOA} = 15 \text{ pF}^{*5}$		0.85 - 2.7	-	-	0.15	ns
$t_{\text{EN-B}}(t_{\text{PZH}})$		$C_{IOB} = 15pF$ , $I/O\_A = V_{CCA}$	1.35 - 3.6	0.85 - 2.7	-	240	400	ns
EN-B (PZH)	I/O_B Output Enable	Olob 13p1, 1/O_11 VCCA	2.5 - 3.6	1.8 - 2.7	ı	-	160	ns
$t_{\text{EN-B}}(t_{\text{PZL}})$	Time	$C_{IOB} = 15pF, I/O\_A = 0V$	1.35 - 3.6	0.85 - 2.7	ı	80	150	ns
EN-B (cbZL)		Olog 15 P1 , 1 O_11 O .	2.5 - 3.6	1.8 - 2.7	-	-	130	ns
$t_{EN-A}(t_{PZH})$	.)	$C_{IOA} = 15 pF, I/O_B = V_{CCB}$	1.35 - 3.6	0.85 - 2.7	-	130	250	ns
EN-A (PZH)	I/O_A Output Enable	TIOA TEPT, TO THE TECH	2.5 - 3.6	1.8 - 2.7	-	-	160	ns
$t_{\text{EN-A}}(t_{\text{PZL}})$	Time	$C_{IOA} = 15pF$ , $I/O\_B = 0V$	1.35 - 3.6	0.85 - 2.7	-	100	200	ns
EN-A (-PZL)		-IOA 23 P2 , 2 3 _B	2.5 - 3.6	1.8 - 2.7	-	-	130	ns
t <sub>DIS B</sub> (t <sub>DIJZ</sub> )	I/O_B Output Disable	$C_{IOB} = 15 pF$ , $I/O\_A = V_{CC A}$	1.35 - 3.6	0.85 - 2.7	-	-	210	ns
DIS-B (-PHZ)	Time		2.5 - 3.6	1.8 - 2.7	-	-	210	ns
$t_{DIS-B}(t_{PLZ})$		$C_{IOB} = 15pF, I/O_A = 0V$	1.35 - 3.6	0.85 - 2.7	-	-	175	ns
DIO D \ TLZ/		Clor 10 p1, 2 0 _11 0 .	2.5 - 3.6	1.8 - 2.7	-	-	175	ns
$t_{DIS-A}(t_{PHZ})$		$C_{IOA} = 15pF$ , $I/O_B = V_{CCB}$	1.35 - 3.6	0.85 - 2.7	-	-	210	ns
	Time	ble $C_{IOA} = 15 pF, I/O\_B = 0V$	2.5 - 3.6	1.8 - 2.7	-	-	210	ns
$t_{DIS-A}(t_{PLZ})$			1.35 - 3.6	0.85 - 2.7	-	-	175	ns
· 1 DE/		- IOA P1, 2 D	2.5 - 3.6	1.8 - 2.7	122	-	175	ns
		$C_{IO} = 15pF$	1.35 - 3.6	0.85 - 2.7	133	-	-	mbps
MDR	Maximum Data Rate	$C_{IO} = 30 pF$	2.5 - 3.6	1.8 - 2.7	280	-	-	mbps
			1.35 - 3.6	0.85 - 2.7	80	-	-	mbps
			2.5 - 3.6	1.8 - 2.7	200	-	-	mbı

- 1. Normal test conditions are  $V_I$ = 0 V,  $C_{IOB} \le$  15 pF and  $C_{IOA} \le$  15 pF, unless otherwise specified. 2.  $V_{CCB}$  is the supply voltage associated with the I/O B port, and B ranges from +1.35 V to 3.6V under normal operating conditions. 3.  $V_{CCA}$  is the supply voltage associated with the I/O A port, and A ranges from +0.85 V to 2.7V under normal operating conditions.





**Power Consumption** (T<sub>A</sub> =25°C)

Symbol*1	Parameter	Test Conditions	$V_{CCB}(V)^{*2}$	$V_{CCA}(V)^{*3}$	Typ*4	Unit
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C <sub>PD_VCCA</sub>	$B = Input port, \\ A = Output \\ Port$	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C <sub>PD_VCCB</sub>	$B = Input port, \\ A = Output \\ Port$	$\begin{split} &C_{Load}=0,f=1MHz,\\ &EN=V_{CCA}(outputs\;enabled) \end{split}$	1.35 - 3.6	0.85 - 2.7	40	pF
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
C <sub>PD_VCCA</sub>	$B = Input port, \\ A = Output \\ Port$	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
	$B = Input \ port, \\ A = Output \\ Port$	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF

#### Notes:

<sup>4.</sup> Typical values are for B = +2.8 V, A = +1.8 V and  $T_A = +25$  °C. All units are production tested at  $T_A = +25$  °C. Limits over the operating temperature range are guaranteed by design.
5. Guaranteed by design.

<sup>1.</sup> CPD\_VCCA and CPD\_VCCB are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the A and B power  $supplies, respectively. \ I_{CC} = I_{CC} \ (dynamic) + I_{CC} \ (static) \approx I_{CC} \ (operating) \approx CPD \ x \ VCC \ x \ f_{IN} \ x \ N_{SW} \ where \ I_{CC} = I_{CC\_VCCB} + I_{CC\_VCCA} \ and \ NSW = total \ number \ of the local properties of th$ outputs switching.


 $V_{CCB}$  is the supply voltage associated with the I/O B port, and  $V_{CCB}$  ranges from +1.35V to 3.6V under normal operating conditions.

 $V_{CCA}$  is the supply voltage associated with the I/O A port, and  $V_{CCA}$  ranges from +0.8 V to 2.7V under normal operating conditions. Typical values are at  $T_A = +25$  °C.





### **Test Circuits**






Figure 2. Driving A Test Circuit

Figure 3. Driving B Test Circuit





Figure 4. Definition of Timing Specification Parameters



Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	2 x V*

 $C_L$  = 15 pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 50 k  $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )  $V^*$  =  $V_{AO}$  r  $V_B$  for A or B measurements,

respectively.

Figure 5. Test Circuit for Enable/Disable Time Measurement








Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

# **Typical Applications**




Figure 7. Typical Application Circuit




Figure 8. Application Example for A < B




Figure 9 Application Example for A > B







## **Functional Description**

The PI4ULS3V501 is a 2-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V501 offers the feature that the values of the VCCB and VCCA supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V501 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V501 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

## **Application Information**

#### **Level Translator Architecture**

The PI4ULS3V501 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_{CCA}$  and VCCB, which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O VCCA to the I/O VCCB ports, input signals referenced to the VCCA supply are translated to output signals with a logic level matched to VCCB. In a similar manner, the I/O VCCB to I/O VCCA translation shifts input signals with a logic level compatible to VCCB to an output signal matched to VCCA. The PI4ULS3V501 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

#### **Input Driver Requirements**

Auto-sense translators such as the PI4ULS3V501 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 3mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage. Enable Input (EN) The PI4ULS3V501 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O VCCB and I/O VCCA pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the VCCA supply and has Over-Voltage Tolerant (OVT) protection.


#### Uni-Directional versus Bi-Directional Translation

The PI4ULS3V501 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

## **Power Supply Guidelines**

The values of the VCCA and VCCB supplies can be set to anywhere in range 0.85-2.7V and 1.35-3.6V. Design flexibility is maximized because VCCA may be either greater than or less than the VCCB supply. In contrast, the majority of the competitive auto sense translators have a restriction that the value of the VCCA supply must be equal to less than (VCCB - 0.4) V. The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O VCCB and I/O VCCA pins are in the high impedance state if either supply voltage is equal to 0V. For optimal performance, 0.01 to  $0.1\mu F$  decoupling capacitors should be used on the VCCA and VCCB power supply pins. Ceramic capacitors are a good design choice to







filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces. The PI4ULS3V501 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (VCCA or VCCB = 0V). This feature causes all of the I/O pins to be in the power saving high impedance state.








November 2017

© Diodes Incorporated

# **Packaging Mechanical:**

#### SOT23-6 (TA)



16-0082

#### For latest package info.

 $please\ check:\ http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/packaging/packaging-mechanicals-and-thermal-characteristics/packaging-mechanical-and-thermal-characteristics/packaging-mechanical-and-thermal-characteristics/packa$ 

## **Ordering Information**

Part Numbers	Package Code	Package
PI4ULS3V501TAEX	TA	6-Pin, Small Outline Transistor Plastic Package (SOT23)

#### Notes:

- Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com