## intersil

## Precision Low Noise Operational Amplifier

## ISL76627

The ISL76627 is a very high precision amplifier featuring very low noise, low offset voltage, low input bias current and low temperature drift making it the ideal choice for applications requiring both high DC accuracy and AC performance. The combination of precision, low noise, and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for ISL76627 include precision active filters, precision power supply controls, data acquisition signal conditioning, sensor interface, instrumentation and high grade audio.

Of particular interest for automotive applications is the wide range operating voltage of this op-amp combined with the combination of precision and speed.
The ISL76627 is available in an 8 Ld SOIC package. The device is offered in standard pin configurations and operates over the extended temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

The ISL76627 is fully TS16949 compliant and tested to AEC-Q100 specifications.

## Features

- Very Low Voltage Noise . . . . . . . . . . . . . . . . . . . . . . . . . 2.5nV/Hz
- Low Input Offset. . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 7 V, Max.
- Superb Offset Drift. . . . . . . . . . . . . . . . . . . . . . $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, Max.
- Input Bias Current . .................................... 10nA, Max.
- Wide Supply Range . . . . . . . . . . . . . . . . . . . . . . . . . . 4.5V to 40 V
- Gain-bandwidth Product . . . . . . . . . 10MHz Unity Gain Stable
- No Phase Reversal


## Applications

- Precision Active Filters
- Instrumentation
- Sensor Interface
- PLL Loop Filtering
- Precision Signal Conditioning
- High Grade Audio


SALLEN-KEY LOW PASS FILTER (1MHz)
FIGURE 1. TYPICAL APPLICATION


FIGURE 2. INPUT NOISE VOLTAGE SPECTRAL DENSITY

## Ordering Information

| PART NUMBER <br> (Notes 1, 2, 3) | PART <br> MARKING | $\mathbf{V}_{\text {OS }}($ MAX $)$ <br> $(\mu \mathrm{V})$ | TEMP RANGE <br> $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE <br> (Pb-Free) |
| :--- | :---: | :---: | :---: | :---: | :---: |
| ISL76627ABZ | 76627 ABZ | 70 | -40 to +125 | 8 Ld SOIC |

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL76627. For more information on MSL please see techbrief TB363.

## Pin Configuration



## Pin Descriptions

| $\begin{aligned} & \text { ISL76627 } \\ & \text { (8 LD SOIC) } \end{aligned}$ | PIN NAME | EQUIVALENT CIRCUIT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 3 | +IN_A | Circuit 1 | Amplifier A non-inverting input |
| 4 | V- | Circuit 3 | Negative power supply |
| 7 | V+ | Circuit 3 | Positive power supply |
| 6 | $\mathrm{V}_{\text {OUT }} \mathrm{A}$ | Circuit 2 | Amplifier A output |
| 2 | -IN_A | Circuit 1 | Amplifier A inverting input |
| 1, 5, 8 | NC | - | Not Connected - This pin is not electrically connected internally. |
|  |  |  |  |


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Maximum Supply Voltage | 42V |
| Maximum Differential Input Current | 20mA |
| Maximum Differential Input Voltage | 0.5 V |
| Min/Max Input Voltage | -0.5V to V+ + 0.5V |
| Max/Min Input Current for |  |
| Output Short-Circuit Duration (1 Output at a Time) ..... | Indefinite |
| ESD Tolerance |  |
| Human Body Model (Tested per JESD22-A114F). | .4.0kV |
| Machine Model (Tested per EIA/JESD22-A115-A). | .500V |
| Charged Device Model (Tested per JESD22-C101D) | .1.5kV |
| Di-electrically Isolated PR40 process |  |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\text {Jc }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 8 Ld SOIC (Note 4, 5) | 120 | 60 |
| Storage Temperature Range | . | ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile ..... http://www.intersil.com/p | low.asp | see link below |

## Operating Conditions

Ambient Operating Temperature Range $.40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Operating Junction Temperature .$+150^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. For $\theta_{\mathrm{JC}}$, the "case temp" location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $V_{S} \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=0$ pen, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OS}}$ | Offset Voltage |  | -70 | 10 | 70 | $\mu \mathrm{V}$ |
|  |  |  | -120 | - | 120 | $\mu \mathrm{V}$ |
| TCV ${ }_{\text {OS }}$ | Offset Voltage Drift |  | -0.5 | 0.1 | 0.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Input Offset Current |  | -10 | 1 | 10 | nA |
|  |  |  | -12 | - | 12 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -10 | 1 | 10 | nA |
|  |  |  | -12 | - | 12 | nA |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range | Guaranteed by CMRR | -13 | - | 13 | V |
|  |  |  | -12 | - | 12 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-13 \mathrm{~V}$ to +13 V | 115 | 120 | - | dB |
|  |  | $\mathrm{V}_{\mathrm{CM}}=-12 \mathrm{~V}$ to +12 V | 115 | - | - | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2.25 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | 115 | 125 | - | dB |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | 115 | - | - | dB |
| $\mathrm{A}_{\text {VoL }}$ | Open-Loop Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=-13 \mathrm{~V} \text { to }+13 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to ground } \end{aligned}$ | 1000 | 1500 | - | V/mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to ground | 13.5 | 13.65 | - | V |
|  |  |  | 13.2 | - | - | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to ground | 13.4 | 13.5 | - | V |
|  |  |  | 13.1 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage Low | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to ground | - | -13.65 | -13.5 | V |
|  |  |  | - | - | -13.2 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to ground | - | -13.5 | -13.4 | V |
|  |  |  | - | - | -13.1 | V |

Electrical Specifications $\mathrm{V}_{\mathrm{S}} \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{O}}=\mathrm{OV}, \mathrm{R}_{\mathrm{L}}=0$ pen, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{s}$ | Supply Current/Amplifier |  | - | 2.2 | 2.8 | mA |
|  |  |  | - | - | 3.7 | mA |
| $I_{\text {Sc }}$ | Short-Circuit | $\mathrm{R}_{\mathrm{L}}=0 \Omega$ to ground | - | $\pm 45$ | - | mA |
| $\mathrm{V}_{\text {SUPPLY }}$ | Supply Voltage Range | Guaranteed by PSRR | $\pm 2.25$ | - | $\pm 20$ | V |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| GBW | Gain Bandwidth Product |  | - | 10 | - | MHz |
| $e_{\text {np-p }}$ | Voltage Noise | 0.1 Hz to 10 Hz | - | 85 | - | $n V_{\text {P-P }}$ |
| $e_{n}$ | Voltage Noise Density | $\mathrm{f}=10 \mathrm{~Hz}$ | - | 3 | - | $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ |
| $e_{n}$ | Voltage Noise Density | $\mathrm{f}=100 \mathrm{~Hz}$ | - | 2.8 | - | $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ |
| $e_{n}$ | Voltage Noise Density | $\mathrm{f}=1 \mathrm{kHz}$ | - | 2.5 | - | $n \mathrm{n} / \sqrt{ } \mathrm{Hz}$ |
| $e_{n}$ | Voltage Noise Density | $\mathrm{f}=10 \mathrm{kHz}$ | - | 2.5 | - | $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ |
| in | Current Noise Density | $\mathrm{f}=10 \mathrm{kHz}$ | - | 0.4 | - | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| THD + N | Total Harmonic Distortion + Noise | $\begin{aligned} & 1 \mathrm{kHz}, \mathrm{G}=1, \mathrm{~V}_{\mathrm{O}}=3.5 \mathrm{~V}_{\mathrm{RMS}} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | - | 0.00022 | - | \% |

## TRANSIENT RESPONSE

| SR | Slew Rate | $A_{V}=10, R_{L}=2 \mathrm{k} \Omega, \mathrm{V}_{0}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | - | $\pm 3.6$ | - | V/ $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}, \text { Small } \\ \text { Signal } \end{gathered}$ | Rise Time <br> $10 \%$ to $90 \%$ of $V_{\text {OUT }}$ | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=100 \mathrm{~m} V_{P-P} \\ & R_{f}=R_{g}=2 k \Omega, R_{L}=2 k \Omega \text { to } V_{C M} \end{aligned}$ | - | 36 | - | ns |
|  | Fall Time <br> $90 \%$ to $10 \%$ of $V_{\text {OUT }}$ | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=100 \mathrm{mV} V_{P-P} \\ & R_{f}=R_{g}=2 k \Omega, R_{L}=2 k \Omega \text { to } V_{C M} \end{aligned}$ | - | 38 | - | ns |
| $t_{s}$ | Settling Time to 0.1\% 10V Step; $10 \%$ to $V_{\text {OUT }}$ | $\begin{aligned} & A_{V}=-1 V_{\text {OUT }}=10 V_{\text {P-P }} \\ & R_{g}=R_{f}=10 k, R_{L}=2 k \Omega \text { to } V_{C M} \end{aligned}$ | - | 3.4 | - | $\mu \mathrm{s}$ |
|  | Settling Time to $0.01 \%$ 10V Step; $10 \%$ to $V_{\text {OUT }}$ | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=10 V_{P-P,} \\ & R_{L}=2 k \Omega \text { to } V_{C M} \end{aligned}$ | - | 3.8 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{OL}}$ | Output Overload Recovery Time | $\begin{aligned} & A_{V}=100, V_{I N}=0.2 \mathrm{~V} \\ & R_{L}=2 \mathrm{k} \Omega \text { to } V_{C M} \end{aligned}$ | - | 1.7 | - | $\mu \mathrm{s}$ |

Electrical Specifications $\mathrm{V}_{\mathrm{S}} \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| PARAMETER | DESCRIPTION | CONDITIONS | $\begin{gathered} \text { MIN } \\ (\text { Note 6) } \end{gathered}$ | TYP | MAX (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {os }}$ | Offset Voltage |  | -70 | 10 | 70 | $\mu \mathrm{V}$ |
|  |  |  | -120 | - | 120 | $\mu \mathrm{V}$ |
| TCV ${ }_{\text {os }}$ | Offset Voltage Drift |  | -0.5 | 0.1 | 0.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | -10 | 1 | 10 | nA |
|  |  |  | -12 | - | 12 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | 10 | 1 | 10 | nA |
|  |  |  | -12 | - | 12 | nA |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Input Voltage Range | Guaranteed by CMRR | -3 | - | 3 | V |
|  |  |  | -2 | - | 2 | v |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-3 \mathrm{~V}$ to +3 V | 115 | 120 | - | dB |
|  |  | $\mathrm{V}_{\mathrm{CM}}=-2 \mathrm{~V}$ to +2 V | 115 | - | - | dB |

## ISL76627

Electrical Specifications $\mathrm{V}_{\mathrm{S}} \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | $\begin{gathered} \text { MIN } \\ (\text { Note 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 6) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2.25 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ | 115 | 125 | - | dB |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ | 115 | - | - | dB |
| $A_{\text {voL }}$ | Open-Loop Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=-3 \mathrm{~V} \text { to }+3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to ground } \end{aligned}$ | 1000 | 1500 | - | V/mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to ground | 3.5 | 3.65 | - | v |
|  |  |  | 3.2 | - | - | v |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to ground | 3.4 | 3.5 | - |  |
|  |  |  | 3.1 | - | - | v |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage Low | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to ground | - | -3.65 | -3.5 | v |
|  |  |  | - | - | -3.2 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to ground | - | -3.5 | -3.4 |  |
|  |  |  | - | - | -3.1 | v |
| $I_{s}$ | Supply Current/Amplifier |  | - | 2.2 | 2.8 | mA |
|  |  |  | - | - | 3.7 | mA |
| $I_{\text {sc }}$ | Short-Circuit |  | - | $\pm 45$ | - | mA |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| GBW | Gain Bandwidth Product |  | - | 10 | - | MHz |
| THD + N | Total Harmonic Distortion + Noise | $\begin{aligned} & 1 \mathrm{kHz}, \mathrm{G}=1, \mathrm{Vo}=2.5 \mathrm{~V}_{\mathrm{RMS}}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | - | 0.0034 | - | \% |
| TRANSIENT RESPONSE |  |  |  |  |  |  |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{V}}=10, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | - | $\pm 3.6$ | - | V/us |
| $t_{r}, t_{f}$, Small Signal | Rise Time $10 \%$ to $90 \%$ of $V_{\text {OUT }}$ | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=100 \mathrm{mV}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{g}}=2 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } V_{\mathrm{CM}} \end{aligned}$ | - | 36 | - | ns |
|  | Fall Time $90 \%$ to $10 \%$ of $V_{\text {OUT }}$ | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=100 \mathrm{mV}_{\text {P.Pp }} \\ & R_{f}=R_{g}=2 \mathrm{k} \Omega, R_{L}=2 \mathrm{k} \Omega \text { to } V_{C M} \end{aligned}$ | - | 38 | - | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Settling Time to 0.1\% | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=4 V_{P-P} \\ & R_{f}=R_{g}=2 k \Omega, R_{L}=2 k \Omega \text { to } V_{C M} \end{aligned}$ | - | 1.6 | - | $\mu \mathrm{s}$ |
|  | Settling Time to 0.01\% | $\begin{aligned} & A_{V}=-1, V_{\text {OUT }}=4 V_{\text {P-P, }} \\ & R_{f}=R_{g}=2 k \Omega, R_{L}=2 k \Omega \text { to } V_{C M} \end{aligned}$ | - | 4.2 | - | $\mu \mathrm{s}$ |

NOTE:
6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Typical Performance Curves $\mathrm{v}_{\mathrm{s}}= \pm 15 v, \mathrm{v}_{\mathrm{cn}}=\mathrm{ov}, \mathrm{R}_{\mathrm{L}}=$ open, unless otherwise specified.


FIGURE 3. INPUT NOISE VOLTAGE 0.1 Hz TO 10 Hz


FIGURE 5. INPUT NOISE CURRENT SPECTRAL DENSITY


FIGURE 7. CMRR vs FREQUENCY, $\mathrm{V}_{\mathrm{S}}= \pm \mathbf{2 . 2 5}, \pm 5 \mathrm{~V}, \pm \mathbf{1 5 V}$


FIGURE 4. INPUT NOISE VOLTAGE SPECTRAL DENSITY


FIGURE 6. PSRR vs FREQUENCY, $V_{S}= \pm 5 \mathrm{~V}, \pm 15 \mathrm{~V}$


FIGURE 8. $\mathbf{V}_{\mathbf{O S}}$ vs TEMPERATURE vs $\mathrm{V}_{\text {SUPPLY }}$

Typical Performance Curves $\mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{v}, \mathrm{v}_{\mathrm{CM}}=\mathrm{ov}, \mathrm{R}_{\mathrm{L}}=$ open, unless otherwise specified. (Continued)


FIGURE 9. $\mathrm{I}_{\mathrm{IB}}$ vs TEMPERATURE, $\mathrm{v}_{\mathbf{S}}=\mathbf{\pm 1 5 \mathrm { V }}$


FIGURE 11. $I_{0 S}$ vs TEMPERATURE vs SUPPLY


FIGURE 13. $\mathrm{V}_{\mathrm{OH}}$ vs TEMPERATURE, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$


FIGURE 10. $I_{I B}$ vs TEMPERATURE, $v_{S}= \pm 5 \mathrm{~V}$


FIGURE 12. INPUT OFFSET VOLTAGE vS INPUT COMMON MODE VOLTAGE, $\mathbf{V}_{\mathbf{S}}=\mathbf{\pm 1 5 \mathrm { V }}$


FIGURE 14. $\mathrm{V}_{\mathrm{OL}}$ vs TEMPERATURE, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$

Typical Performance Curves $\mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{v}, \mathrm{v}_{\mathrm{cm}}=\mathrm{ov}, \mathrm{R}_{\mathrm{L}}=0$ pen, unless otherwise specified. (Continued)


FIGURE 15. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $R_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$


FIGURE 17. FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 19. GAIN vs FREQUENCY vs $R_{L}$


FIGURE 16. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $R_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$


FIGURE 18. FREQUENCY RESPONSE vs FEEDBACK RESISTANCE $\mathbf{R}_{\mathrm{f}} / \mathbf{R}_{\mathrm{g}}$


FIGURE 20. GAIN vs FREQUENCY vs $C_{L}$

Typical Performance Curves $\mathrm{v}_{\mathrm{s}}= \pm 15, \mathrm{v}_{\mathrm{c}}=\mathrm{ov}, \mathrm{R}_{\mathrm{L}}=$ open, unless otherwise specified. (continued)


FIGURE 21. GAIN vs FREQUENCY vs SUPPLY VOLTAGE


FIGURE 23. LARGE SIGNAL TRANSIENT RESPONSE vs $R_{L}$, $V_{S}= \pm 5 \mathrm{~V}, \pm 15 \mathrm{~V}$


FIGURE 25. POSITIVE OUTPUT OVERLOAD RESPONSE TIME,
$V_{S}= \pm 15 \mathrm{~V}$


FIGURE 22. LARGE SIGNAL 10 V STEP RESPONSE, $\mathbf{V}_{\mathbf{S}}= \pm 15 \mathrm{~V}$


FIGURE 24. SMALL SIGNAL TRANSIENT RESPONSE, $V_{S}= \pm 5 \mathrm{~V}$, $\pm 15 \mathrm{~V}$


FIGURE 26. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME,
$V_{S}= \pm 15 \mathrm{~V}$

## Typical Performance Curves $\mathrm{v}_{\mathrm{S}}= \pm 15 v, \mathrm{v}_{\mathrm{CM}}=\mathrm{ov}, \mathrm{R}_{\mathrm{L}}=0$ pen, unless otherwise specified. (Continued)



FIGURE 27. \% OVERSHOOT vs LOAD CAPACITANCE, $\mathrm{V}_{\mathbf{S}}= \pm 15 \mathrm{~V}$

## Applications Information

## Functional Description

The ISL76627 is a single, low noise 10 MHz BW precision op amp. The device is fabricated in a new precision 40V complementary bipolar DI process. A super-beta NPN input stage with input bias current cancellation provides low input bias current (1nA typical), low input offset voltage ( $10 \mu \mathrm{~V}$ typ), low input noise voltage $(3 \mathrm{nV} / \sqrt{ } \mathrm{Hz})$, and low $1 / \mathrm{f}$ noise corner frequency $(5 \mathrm{~Hz})$. The amplifier also features high open loop gain (1500V/mV) for excellent CMRR ( 120 dB ) and THD+N performance ( $0.0002 \%$ @ $3.5 \mathrm{~V}_{\text {RMS }}, 1 \mathrm{kHz}$ into $2 \mathrm{k} \Omega$ ). A complementary bipolar output stage enables high capacitive load drive without external compensation.

## Operating Voltage Range

The device is designed to operate over the $4.5 \mathrm{~V}( \pm 2.25 \mathrm{~V})$ to 40 V $( \pm 20 \mathrm{~V})$ range and are fully characterized at $10 \mathrm{~V}( \pm 5 \mathrm{~V})$ and 30 V ( $\pm 15 \mathrm{~V}$ ). Parameter variation with operating voltage is shown in the "Typical Performance Curves" beginning on page 6.

## Input ESD Diode Protection

The input terminals ( $\mathrm{IN}+$ and IN -) have internal ESD protection diodes to the positive and negative supply rails, and an additional anti-parallel diode pair across the inputs (see Figures 28 and 29).


FIGURE 28. INPUT ESD DIODE CURRENT LIMITING- UNITY GAIN
For unity gain applications (see Figure 28) where the output is connected directly to the non-inverting input, a current limiting resistor ( $\mathrm{R}_{\mathrm{IN}}$ ) will be needed under the following conditions to protect the anti-parallel differential input protection diodes.

- The amplifier input is supplied from a low impedance source.
- The input voltage rate-of-rise ( $\mathrm{dV} / \mathrm{dt}$ ) exceeds the maximum slew rate of the amplifier $( \pm 3.6 \mathrm{~V} / \mu \mathrm{s})$.
If the output lags far enough behind the input, the anti-parallel input diodes can conduct. For example, if an input pulse ramps from 0 V to +10 V in $1 \mu \mathrm{~s}$, then the output of the ISL76627 will reach only +3.6 V (slew rate $=3.6 \mathrm{~V} / \mu \mathrm{s}$ ), while the input is at 10 V . The input differential voltage of 6.4 V will force input ESD diodes to conduct, dumping the input current directly into the output stage and the load. The resulting current flow can cause permanent damage to the ESD diodes. The ESD diodes are rated to 20 mA , and in the previous example, setting $R_{I N}$ to 1 k resistor (see Figure 28) would limit the current to $<6.4 \mathrm{~mA}$, and provide additional protection up to $\pm 20 \mathrm{~V}$ at the input.
In applications where one or both amplifier input terminals are at risk of exposure to high voltage, current limiting resistors may be needed at each input terminal (see Figure $29 \mathrm{R}_{\mathrm{IN}^{+}}, \mathrm{R}_{\mathrm{IN}^{-}}$) to limit current through the power supply ESD diodes to 20 mA .


FIGURE 29. INPUT ESD DIODE CURRENT LIMITING - DIFFERENTIAL INPUT

## Output Current Limiting

The output current is internally limited to approximately $\pm 45 \mathrm{~mA}$ at $+25^{\circ} \mathrm{C}$ and can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. Continuous operation under these conditions may degrade long term reliability.

## Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL76627 is immune to output phase reversal, even when the input voltage is 1 V beyond the supplies.

## Power Dissipation

It is possible to exceed the $+150^{\circ} \mathrm{C}$ maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature ( $\mathrm{T}_{\text {JMAX }}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:
$\mathrm{T}_{\mathrm{JMAX}}=\mathbf{T}_{\text {MAX }}+\theta_{\mathrm{JA}} \times$ PD $_{\text {MAX }}$
where:

- $P_{\text {DMAX }}$ is the maximum power dissipation of the amplifier in the package, and can be calculated using Equation 2:
$P_{\text {MAX }}=V_{S_{S}} \times I_{\text {MMAX }}+\left(V_{S}-V_{\text {OUTMAX }}\right) \times \frac{V_{\text {OUTMAX }}}{R_{L}}$
where:
- $\mathrm{T}_{\text {MAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $\mathrm{V}_{\mathrm{S}}=$ Total supply voltage
- $I_{q M A X}=$ Maximum quiescent supply current of the amplifier
- $\mathrm{V}_{\text {OUtMAX }}=$ Maximum output voltage swing of the application
- $\mathrm{R}_{\mathrm{L}}=$ Load resistance


## ISL76627 SPICE Model

Figure 30 shows the SPICE model schematic and Figure 31 shows the net list for the ISL76627 SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: $1 / f$ and flatband noise, Slew Rate, CMRR, Gain and Phase. The DC parameters are $\mathrm{V}_{\mathrm{OS}}$, $\mathrm{l}_{\mathrm{OS}}$, total supply current and output voltage swing. The model does not model input bias current. The model uses typical parameters given in the "Electrical Specifications" table beginning on page 3. The AVOL is adjusted for 128 dB with the dominate pole at 5 Hz . The CMRR is set higher than the "Electrical Specifications" table to better match design simulations ( $150 \mathrm{~dB}, \mathrm{f}=50 \mathrm{~Hz}$ ). The input stage models the actual device to present an accurate $A C$ representation. The model is configured for ambient temperature of $+25^{\circ} \mathrm{C}$.

Figures 32 through 47 show the characterization vs simulation results for the Noise Voltage, Closed Loop Gain vs Frequency, Closed Loop Gain vs Rf/Rg, Closed Loop Gain vs $\mathrm{R}_{\mathrm{L}}$, Closed Loop Gain vs $\mathrm{C}_{\mathrm{L}}$, Large Signal 10V Step Response, Open Loop Gain Phase and Simulated CMRR vs Frequency.

## LICENSE STATEMENT

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.


FIGURE 30. SPICE SCHEMATIC


FIGURE 31. SPICE NET LIST

## Characterization vs Simulation Results



FIGURE 32. CHARACTERIZED INPUT NOISE VOLTAGE


FIGURE 34. CHARACTERIZED CLOSED LOOP GAIN vs FREQUENCY


FIGURE 36. CHARACTERIZED CLOSED LOOP GAIN vs $\mathbf{R}_{\mathbf{f}} / \mathbf{R}_{\mathbf{g}}$


FIGURE 33. SIMULATED INPUT NOISE VOLTAGE


FIGURE 35. SIMULATED CLOSED LOOP GAIN vs FREQUENCY


FIGURE 37. SIMULATED CLOSED LOOP GAIN vs $\mathbf{R}_{\mathrm{f}} / \mathbf{R}_{\mathrm{g}}$

## Characterization vs Simulation Results (Continued)



FIGURE 38. CHARACTERIZED CLOSED LOOP GAIN vs $\mathbf{R}_{\mathbf{L}}$


FIGURE 40. CHARACTERIZED CLOSED LOOP GAIN vs $\mathbf{C}_{\mathrm{L}}$


FIGURE 42. CHARACTERIZED LARGE SIGNAL 10V STEP RESPONSE


FIGURE 39. SIMULATED CLOSED LOOP GAIN vs $\mathbf{R}_{\mathrm{L}}$


FIGURE 41. SIMULATED CLOSED LOOP GAIN vs $C_{L}$


FIGURE 43. SIMULATED LARGE SIGNAL 10V STEP RESPONSE

## Characterization vs Simulation Results (Continued)



FIGURE 44. SIMULATED OPEN-LOOP GAIN, PHASE vs FREQUENCY


FIGURE 46. CHARACTERIZED CMRR vs FREQUENCY


FIGURE 45. SIMULATED OPEN-LOOP GAIN, PHASE vs FREQUENCY


FIGURE 47. SIMULATED CMRR vs FREQUENCY

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| CHANGE |  |  |
| $7 / 12 / 18 / 11$ | FN7725.1 | page 13 Figure 31 Netlist. Changed ISL28127 to ISL76627 and added space on line 15 between Vin- and V+. |
|  | FN7725.0 | Initial Release. |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL76627
To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php

## Package Outline Drawing

M8.15
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 3, 3/11


NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.
